

FIG. 1a




FIG. 1b




FIG. 2a

CONNECTION PIN DIAGRAM FOR THE INVENTION
FULLY INTEGRATED, ALL CMOS ASK/AM TRANSMITTER WITH AUTOMATIC ANTENNA TUNING




FIG. 2b




FIG. 3a




FIG. 3b




FIG. 4




FIG. 5a





FIG. 5b

9/30

FIG. 5c-1






FIG. 5c-2





FIG. 5c-3

FIG. 5c-1	FIG. 5c-2	FIG. 5c-3
-----------	-----------	-----------


12/30

FIG. 5d-1




13/30

FIG. 5d-2



14/30

FIG. 5d-3






FIG. 5d-4

16/30




FIG. 5d-5

17/30




FIG. 5d-6

FIG. 5d-1	FIG. 5d-2	FIG. 5d-3
FIG. 5d-4	FIG. 5d-5	FIG. 5d-6

FIG. 5d

18/30






FIG. 5e-1

19/30

FIG. 5e-2





64




FIG. 5e-1	FIG. 5e-2	FIG. 5e-3
-----------	-----------	-----------

FIG. 5e





FIG. 5f

FIG. 5g-1

POWER AMPLIFIER



23/30




FIG. 5g-2

FIG. 5g-1
FIG. 5g-2

FIG. 5g




FIG. 5i-1

25/30

Gain (sin) = 5V per 100ns for 90 deg
Linearity (max) = 200mV
IBIAS = IPOLY




FIG. 5i-2




FIG. 5i-2





FIG. 5i-3

FIG. 5i-1	FIG. 5i-2	FIG. 5i-3
-----------	-----------	-----------

FIG. 5i

FIG. 5j-1



29/30




FIG. 5j-2




FIG. 5j-3

FIG. 5j

FIG. 5j-1

FIG. 5j-2

FIG. 5j-3